
Smart Card Interface

Paulo Flores

ESPRIT III Project # 6043 “QuickChips”

Task 2–5.1

INESC

Instituto de Engenharia de Sistemas e Computadores

CONFIDENTIAL

May 1993

Contents

| | | |
|----------|------------------------------------|-----------|
| 1 | Introduction | 2 |
| 2 | Circuit Functionality | 3 |
| 2.1 | Circuit Description | 3 |
| 2.2 | Circuit Operation | 4 |
| 3 | Internal Description | 5 |
| 3.1 | Card Interface Subsystem | 7 |
| 3.2 | Timing Subsystem | 9 |
| 3.3 | UART Subsystem | 14 |
| 3.4 | Auxiliary Subsystem | 17 |
| 3.5 | Interrupt Subsystem | 20 |
| 3.6 | Control Logic Block | 23 |
| 3.7 | Data Bus Block | 23 |
| 4 | VHDL Description | 24 |
| 5 | Synthesis | 26 |
| 6 | Simulation and Test | 27 |
| 7 | Circuit Layout | 28 |
| A | Schematics | 29 |
| B | Simulations | 58 |
| C | Layout | 67 |

1 Introduction

This document contains all the relevant information used in the development of the “Smart Card Interface” circuit.

This circuit intends to demonstrate the QuickChips design methodology, using the design environment installed at INESC. The manufacturing and test of this circuit, should also demonstrate the capability of the mini-fab installed at INESC and the overall QuickChips project.

The circuit was described using a synthesizable subset of VHDL that, after being simulated for functionality check, was mapped to the IMS Gate Forest 1.2 micron technology, using the Synopsys synthesis tool. After a logic simulation the circuit was placed and routed using the IMS GF4 master wafer.

This document is organized as follows:

- Section 2 describes the circuit functionality and its normal operation mode.
- Section 3 describes the internal structure of the circuit.
- Section 4 presents the file organization used to describe the circuit in VHDL.
- Section 5 describes the synthesis results of VHDL circuit description.
- Section 6 mentions the simulations performed to check the circuit.
- Section 7 presents the details of the circuit layout.